<?xml version="1.0" encoding="UTF-8"?><rss xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:atom="http://www.w3.org/2005/Atom" version="2.0">
    <channel>
        <title><![CDATA[Get.it - Latest Job Listings]]></title>
        <description><![CDATA[Stay updated with the latest job listings from Get.it]]></description>
        <link>https://www.get.it/rss</link>
        <generator>RSS for Node</generator>
        <lastBuildDate>Fri, 07 Aug 2026 08:40:43 GMT</lastBuildDate>
        <atom:link href="https://www.get.it/rss?city=Sunnyvale&amp;amp;search=Synopsys&amp;amp;state=CA" rel="self" type="application/rss+xml"/>
        <item>
            <title><![CDATA[Senior Manufacturing Planner & CM Management]]></title>
            <description><![CDATA[
    <p>Synopsys</p>
    <p>Sunnyvale, CA</p>
    <p>We Are:
At Synopsys, we drive the innovationsmanufacturing excellence, Synopsys offers the ideal environment</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2DDWhBA_MMB9u3PrzAU_TN0CfYwqyndCbnQyxOwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACOoI3iizuS-GdOlXTlEevog/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2DDWhBA_MMB9u3PrzAU_TN0CfYwqyndCbnQyxOwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACOoI3iizuS-GdOlXTlEevog/</guid>
            <pubDate>Fri, 07 Aug 2026 01:10:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Senior Technical Marketing Engineer – Semiconductor Design]]></title>
            <description><![CDATA[
    <p>Nvidia</p>
    <p>Santa Clara, CA</p>
    <p>, Cadence Innovus, Cadence Voltus, Synopsys/Ansys Lumerical, Synopsys/Ansys Speos</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2HB25BBPEMB9ywPbHPXPbN0CfYwqyndCbnQy5BwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC1qcMzNlpEu4jocCOdgS1zg/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2HB25BBPEMB9ywPbHPXPbN0CfYwqyndCbnQy5BwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC1qcMzNlpEu4jocCOdgS1zg/</guid>
            <pubDate>Tue, 04 Aug 2026 09:24:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Principal Engineer, CAD]]></title>
            <description><![CDATA[
    <p>SiTime Corporation</p>
    <p>Santa Clara, CA</p>
    <p>Analog and Mixed-Signal designs, using Cadence, Synopsys, Siemens, Keysight &amp; 3rd party vendor tools. Responsibilities</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_NWAD29FAvMKBdqwP7jOXfPN0CfYwqyndCbnQy5B1DLieabcwcheTSZrzjl12GpnYG1-YAiHcly3E_pnJEQt-HUMg8ul_7LuYzJDyK7r5MODi1Pl4eqDv0mkiD9egYW5zK9MHfaZiYf_vvr7XIA/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_NWAD29FAvMKBdqwP7jOXfPN0CfYwqyndCbnQy5B1DLieabcwcheTSZrzjl12GpnYG1-YAiHcly3E_pnJEQt-HUMg8ul_7LuYzJDyK7r5MODi1Pl4eqDv0mkiD9egYW5zK9MHfaZiYf_vvr7XIA/</guid>
            <pubDate>Tue, 28 Apr 2026 10:16:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Senior Technical Marketing Engineer – Semiconductor Design]]></title>
            <description><![CDATA[
    <p>NVIDIA</p>
    <p>Santa Clara, CA</p>
    <p>, Cadence Innovus, Cadence Voltus, Synopsys/Ansys Lumerical, Synopsys/Ansys Speos</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_9qDDm9NAfAKBNyyPLnFUfPN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0kacmXH0rFhGnR39ojJScwW/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_9qDDm9NAfAKBNyyPLnFUfPN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0kacmXH0rFhGnR39ojJScwW/</guid>
            <pubDate>Sat, 25 Apr 2026 12:03:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Verification Engineer, Emulation and Prototyping]]></title>
            <description><![CDATA[
    <p>NVIDIA</p>
    <p>Santa Clara, CA</p>
    <p> + Hands-on experience with emulation platforms such as Synopsys ZeBu, Siemens Veloce Synopsys or </p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_NuMC2pEAPUJA9ywMbzGUfDN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0l1x8oxMEpHtqGfRcIEiVJA/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_NuMC2pEAPUJA9ywMbzGUfDN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0l1x8oxMEpHtqGfRcIEiVJA/</guid>
            <pubDate>Sat, 11 Jul 2026 07:10:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[ASIC Engineering Technical Leader- STA]]></title>
            <description><![CDATA[
    <p>CISCO Systems</p>
    <p>San Jose, CA</p>
    <p>. Preferred skills:Synthesis Tools: Synopsys. DC/DCG/FC Formal Verification : Synopsys</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2GDW1FD_AJBt22OL3HUvrN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACK7azkmgsX7Be_RmHsrZoHQ/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2GDW1FD_AJBt22OL3HUvrN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACK7azkmgsX7Be_RmHsrZoHQ/</guid>
            <pubDate>Sat, 01 Aug 2026 06:32:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Business Systems Analyst]]></title>
            <description><![CDATA[
    <p>Insight Global</p>
    <p>Sunnyvale, CA</p>
    <p>design environments. Manage EDA tool ecosystems (Synopsys, Cadence, Siemens EDA), FlexLM licensing</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_NSCDWtDAvEIBt2wPbzOUvTN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0lhACHEvTm-BDzaCTF2Nm0d/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_NSCDWtDAvEIBt2wPbzOUvTN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0lhACHEvTm-BDzaCTF2Nm0d/</guid>
            <pubDate>Thu, 16 Jul 2026 16:35:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[SoC Physical Design Verification Engineer]]></title>
            <description><![CDATA[
    <p>Apple</p>
    <p>San Jose, CA</p>
    <p>for physical verification such as Mentor Calibre, Synopsys ICV, etc + Layout design background and experience a plus</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_dyGDGdNB_sFBN62Pr_EVPLN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGwUL9WfGG1uFHAOpnc5MLWY/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_dyGDGdNB_sFBN62Pr_EVPLN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGwUL9WfGG1uFHAOpnc5MLWY/</guid>
            <pubDate>Sat, 25 Jul 2026 04:00:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Senior Product Manager, Hardware (NPU IP)]]></title>
            <description><![CDATA[
    <p>Quadric</p>
    <p>Burlingame, CA</p>
    <p>workaround scripts. Hardware competitive intelligence. Track Synopsys NPX6, Arm Ethos-U85, Ceva NeuPro</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2HB25BBPAFAti0Pb3FXfTN0CfYwqyndCbnQy5BwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC7_T93ya3X3yX8xTEs4kymg/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2HB25BBPAFAti0Pb3FXfTN0CfYwqyndCbnQy5BwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC7_T93ya3X3yX8xTEs4kymg/</guid>
            <pubDate>Tue, 04 Aug 2026 09:24:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[SoC Physical Design Verification Engineer]]></title>
            <description><![CDATA[
    <p>Apple</p>
    <p>San Jose, CA</p>
    <p>used for physical verification such as Mentor Calibre, Synopsys ICV, etc. + Tapeout experience with a track record of successful</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_dyGDGdNB_sFBN64ObDEXfDN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGz-Ea6hLqFjJzLHZ_koEbLB/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_dyGDGdNB_sFBN64ObDEXfDN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGz-Ea6hLqFjJzLHZ_koEbLB/</guid>
            <pubDate>Sat, 25 Jul 2026 04:00:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[SoC Verification Engineer – NoC / UVM]]></title>
            <description><![CDATA[
    <p>AMD</p>
    <p>San Jose, CA</p>
    <p> and usage of simulation tools/debug environments like Synopsys VCS, Cadence IES to test block level/full chip </p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2GDW1FDvsEAdmyOrvFUPbN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACsQJ5fuNvcPiT1aHDyCm6lA/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2GDW1FDvsEAdmyOrvFUPbN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACsQJ5fuNvcPiT1aHDyCm6lA/</guid>
            <pubDate>Sat, 01 Aug 2026 06:30:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Computational Scientist]]></title>
            <description><![CDATA[
    <p>Voltai, Inc</p>
    <p>Palo Alto, CA</p>
    <p>Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys &amp; GlobalFoundries, Head of Sales &amp; CRO of </p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2DDWhBDvcKAdmwMLrDUPbN0CfYwqyndCbnQyxOwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC1qXbRrNIvo--7nvi_B2lJQ/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2DDWhBDvcKAdmwMLrDUPbN0CfYwqyndCbnQyxOwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzAC1qXbRrNIvo--7nvi_B2lJQ/</guid>
            <pubDate>Fri, 07 Aug 2026 01:42:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Power Distribution Network (PDN) Expert]]></title>
            <description><![CDATA[
    <p>Switchgear Magazine</p>
    <p>San Jose, CA</p>
    <p>Work closely with EDA vendors (Cadence, Synopsys, Ansys) to enable and certify PDN design and analysis flows</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_NWBC2ZAA_IKBd61PbzCU_fN0CfYwqyndCbnQyhehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGxyuHZgQq6-huAKfI9a1N6I/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_NWBC2ZAA_IKBd61PbzCU_fN0CfYwqyndCbnQyhehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGxyuHZgQq6-huAKfI9a1N6I/</guid>
            <pubDate>Sat, 18 Jul 2026 00:00:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[SoC Physical Design Verification Engineer]]></title>
            <description><![CDATA[
    <p>Apple</p>
    <p>San Jose, CA</p>
    <p>used for physical verification such as Mentor Calibre, Synopsys ICV, etc. + Tapeout experience with a track record of successful signoffs</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_dyMD2dNDvsMBd-1PbzBUvrN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGy4ir3xAG9usIja1EBfuzA8/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_dyMD2dNDvsMBd-1PbzBUvrN0CfYwqyndCbnQCxehX28JKjOhtMYQCZt0T9gxWJ9BGoSagSNfFi-fe9OPwY2vCAWzYLttKK-IHoG3PCsrIaZ1Rqts_rK_AHsnGy4ir3xAG9usIja1EBfuzA8/</guid>
            <pubDate>Fri, 31 Jul 2026 04:00:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Senior Systems Prototyping and Emulation Engineer]]></title>
            <description><![CDATA[
    <p>NVIDIA</p>
    <p>Santa Clara, CA</p>
    <p>devices, flows, and tools. + Hands-on experience with Synopsys ProtoCompiler or Synplify Premier, Xilinx</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_NyHDWpABPUIA9-yP7DGUffN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0ngRpwMoE8FlyXmzD1SC9uH/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_NyHDWpABPUIA9-yP7DGUffN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0ngRpwMoE8FlyXmzD1SC9uH/</guid>
            <pubDate>Wed, 20 May 2026 10:09:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[ASIC Formal Verification Engineer, TPU Compute]]></title>
            <description><![CDATA[
    <p>Google</p>
    <p>Sunnyvale, CA</p>
    <p>verification platforms (e.g., Cadence Jasper, Synopsys VC Formal, or Siemens Questa Formal</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2GDW1GBvIMBNi0PrHHUvrN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACC0ppoB-ZeWxe2HvYDrmIGg/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2GDW1GBvIMBNi0PrHHUvrN0CfYwqyndCbnQy9LwHfoLa_b1JoXQiRpyiJo0H96Zw4aaAqJdla5FJMbcQoh7yYKn5m-rKrmOykQ3qy3_5CVhwH-suuS51L3kzACC0ppoB-ZeWxe2HvYDrmIGg/</guid>
            <pubDate>Sat, 01 Aug 2026 06:35:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Senior/Principal IC Design Engineer Copper Equalizers & Re-Dri]]></title>
            <description><![CDATA[
    <p>Insight Global</p>
    <p>Milpitas, CA</p>
    <p>Own block-level schematic design and verification in Cadence or Synopsys tools, driving designs to production silicon Collaborate with layout</p>
  ]]></description>
            <link>https://clk.get.it/t/3W92-dSNC2xGA_QMBNC0MLDPUPDN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0lQ62easGH9j2C5r_KOF_vU/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W92-dSNC2xGA_QMBNC0MLDPUPDN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0lQ62easGH9j2C5r_KOF_vU/</guid>
            <pubDate>Thu, 07 Aug 2025 22:34:00 GMT</pubDate>
        </item>
        <item>
            <title><![CDATA[Sr. Hardware Engineer -#26-18964]]></title>
            <description><![CDATA[
    <p>US Tech Solutions</p>
    <p>San Jose, CA</p>
    <p> closure. + Achieve final timing signoff for tapeout. **Tools:** + Synopsys PrimeTime (PT/PT-SI) + Cadence Tempus</p>
  ]]></description>
            <link>https://clk.get.it/t/3W91_d2CC2dAB_oJB9uzPLnCXPrN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0kH4BJiPufM9SEAWqry7qLT/</link>
            <guid isPermaLink="true">https://clk.get.it/t/3W91_d2CC2dAB_oJB9uzPLnCXPrN0CfYwqyndCbvEXRF0ienZKbawtwcXSRj0T9vvGJyam4aagSOHEr-Gvgbd0R_9HUMncGl_7LgZzJDyK7l5MODnFnl4eqZu0kH4BJiPufM9SEAWqry7qLT/</guid>
            <pubDate>Thu, 06 Aug 2026 13:13:00 GMT</pubDate>
        </item>
    </channel>
</rss>